Abstract. The charge distribution in SiN layer by dynamic programming (PGM) of Channel Hot Hole Induced Hot Electron injection (CHHIHE) is precisely investigated in p-channel SONOS memory device. 3D device simulation is calibrated by comparing the measured programming characteristics. It is found, for the first time, that the hot electron injection point quickly traverses from drain to source side synchronizing to the expansion of charged area in SiN layer. The injected charges quickly spread over on the almost whole channel area uniformly during a short dynamic PGM period, which will afford large tolerance against lateral trapped charge diffusion by baking. This characteristic is different from the case of n-channel SONOS, where injected charges are locally concentrated near to drain side.
Introduction
Many studies have been done for charge localization during program in n-channel SONOS devices [1, 2] . Recently, in order to achieve high performance and highly reliable embedded Flash memory, lot of interest has been focused on p-channel SONOS memory devices [3, 4] . Hot electron injection efficiency in p-channel devices can be higher than that in n-channel devices [5] . Furthermore, the hot-hole-free operation scheme in p-channel device further reinforces the reliability [6] . Dynamic PGM scheme with gate voltage step up pulses has been proposed [7] to achieve higher programming efficiency and low bit-line bias operation. However, the trapped charge distribution induced by CHHIHE in p-channel SONOS device has not been explored yet. In this paper, we explore the dependence on the programming time of trapped charge distribution with various pulse width and number of pulses.
Experiment and simulation results
The p-channel SONOS devices under analysis are presented on Fig.1 -a. The trapped charge density (T D ) and the effective trapped charged length (T L ) are extracted [1] , as shown in Fig.1-b . Fig.1-c shows the programming window of ΔVt R (i.e., the difference between Vt in reverse read (RR) and the initial state Vt) and ΔVt RF (i.e., the reverse to forward Vt difference). Fig.1-d and Fig.1-e show the bias setting and the programming waveform of dynamic PGM method [4] . The increment gate voltage step up pulse is used with 7 steps as shown in Fig. 1 (e) and 3 kinds of pulse width (1μs, 7μs and 14μs) are examined. Initial state before programming is prepared by FN-erasing and electrons are uniformly distributed (9.5×10 18 cm -3 ) in SiN as shown in Fig.1-f . The simulated n-and p-channel contour plot of ΔVt R and ΔVt RF as a function of T L and T D are exhibited in Fig.2-a, Fig.2-b, Fig.3 -a and Fig.3-b . In the case of n-channel device, charges in SiN locally concentrate near to drain side to get ΔVt RF more than 1V, as shown in Fig.2 -b [1] . However, in the case of p-channel device, charges in SiN need to be extended into source side to get ΔVt RF more than 1V, as shown in Fig.3-b . This difference comes from the formation of local inversion layer in the p-channel device when electrons are injected in SiN layer. The measured and simulated I-V curves show good agreements. In n-channel device, the Vt is sensitive to T L. However, in p-channel device, the charge almost uniformly distributed into SiN and the Vt is insensitive to T L . Therefore, by using FN erase plus CHHIHE PGM, uniform charge transfer between n-substrate and SiN layer is executed, which will ensure the robust program and erase operation.
Conclusions
In this paper, we have quantitatively traced the evolutionary trapped charge distribution induced by various dynamic pulse times in p-channel SONOS device. During a short dynamic PGM period, the trapped charges quickly extend into the SiN layer of the whole p-channel based on our result. On the other hand, the channel length self-modulation can reduce the PGM stress of gate oxide. This study provides a comprehensive understanding and design guidelines for p-channel SONOS devices. 
